Skip to content

feat: add li instruction #57

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
luisacicolini merged 1 commit into from
Mar 9, 2026
Merged

feat: add li instruction #57

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 7 additions & 0 deletions RISCV/Instructions.lean
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,13 @@ namespace RV64

/-! # RV64I Base Integer Instruction Set -/

/--
Load a 64-wide immediate into the destination register rd
-/
def li (imm : BitVec 64) : BitVec 64 :=
imm


/--
Build 32-bit constants and uses the U-type format. LUI places the U-immediate value in the top 20
bits of the destination register rd, filling in the lowest 12 bits with zeros.
Expand Down